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(57) ABSTRACT
Aprocess for fabricating relatively thin SiC diaphragms may
include fast Reactive Ion Etching (RIE) followed by Dopant
Selective Reactive Ion Etching (DSRIE). The process may
produce silicon carbide (SiQ diaphragms thinner than 10
microns. These thinner, more sensitive diaphragms may then
be used to effectively resolve sub-psi pressures in jet
engines, for example.
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FABRICATING ULTRA-THIN SILICON
CARBIDE DIAPHRAGMS
CROSS REFERENCE TO RELATED
APPLICATION 5
This application claims the benefit of U.S. Provisional
Patent Application Ser. No. 62/269,187 filed Dec. 18, 2015.
The subject matter of this earlier-filed application is hereby
incorporated by reference in its entirety. i0
ORIGIN OF THE INVENTION
The invention described herein was made by employees
of the United States Government and may be manufactured 15
and used by or for the Government for Government pur-
poses without the payment of any royalties thereon or
therefore.
FIELD 20
The present invention generally pertains to fabricating
components, and more specifically, to fabricating ultra-thin
silicon carbide (SiC) diaphragms.
25
BACKGROUND
Thermoacoustic instabilities in combustors are known to
be precursor to flame-out or damage to engine components.
Accurate quantification of combustor pressure dynamics for 30
the primary purpose of experimental validation of compu-
tational fluid dynamics (CFD) codes requires the use of
robust, reliable and sensitive pressure sensors that can
resolve sub-psi pressure levels in high temperature environ-
ments (e.g., a combustor of a Brayton cycle heat engine). 35
Current pressure sensors are placed feet away from a test
article while pressure is transmitted through a tube. Since the
tube is an acoustic filter, it imposes limitations on the
frequency bandwidth of the then noacoustic s. Water-cooled
pressure sensors are used in order to reduce the length of the 40
tube and increase the bandwidth. However, the flow of the
coolant around the sensor introduces turbulence noise,
which tends to corrupt the signal.
Current uncooled microfabricated piezoresistive SiC
pressure sensors produced by NASA Glenn Research Center 45
are capable of operating reliably at 600° C. without these
water cooling jackets. However, when used to quantify
combustor thermoacoustic instabilities, while the SiC pres-
sure sensors survived the high temperature and measured
instabilities, these diaphragms (i.e., force collectors) are not 50
thin enough to be sensitive in resolving sub-psi pressures.
Existing instability prediction models have high uncertainty
margins at high temperature.
30 microns is the thinnest diaphragm achievable with
conventional reactive ion etching (RIE) processes. This 55
diaphragm thickness precludes its use for sub-psi pressure
measurement with high fidelity. Accordingly, an improved
process for fabricating SiC diaphragms may be beneficial.
SUMMARY 60
Certain embodiments of the present invention may be
implemented and provide solutions to the problems and
needs in the art that have not yet been fully solved by
conventional diaphragm fabrication technologies. For 65
example, some embodiments of the present invention per-
tain to a process for fabricating SiC diaphragms that may
2
produce diaphragms thinner than 10 microns. These thinner,
more sensitive diaphragms may then be used to effectively
resolve sub-psi pressures.
In one embodiment, a process includes performing Reac-
tive Ion Etching (RIE) on exposed sections of a semi-
insulating (SI) substrate of a wafer at a higher etch rate than
achieved via Dopant Selective Reactive Ion Etching (DS-
RIE). The process also includes performing DSRIE to etch
a remainder of the SI substrate, producing one or more
diaphragms with a thickness of less than ten microns.
In another embodiment, a process for producing ultra-thin
SiC diaphragms includes providing a wafer including a
highly doped n-type 4H SiC epitaxial layer and a SI
4H SiC substrate layer. The process also includes fabri-
cating piezoresistors on the epitaxial layer and performing a
Chemical Vapor Deposition (CVD) process to grow a high
resistivity polycrystalline CVD SiC on the piezoresistors.
The process further includes electroplating a nickel mask
onto a bottom of the SI 4H SiC layer, but leaving exposed
sections that are not covered with nickel. Additionally, the
process includes forming diaphragms by performing RIE on
the exposed sections of the SI 4H SiC substrate, followed
by performing DSRIE at a lower etch rate than the RIE.
In yet another embodiment, a process for forming SiC
diaphragms includes performing RIE on exposed sections of
a SI substrate of a wafer at a higher etch rate than achieved
via DSRIE. The process also includes performing DSRIE to
etch a remainder of the SI substrate, producing one or more
diaphragms. The one or more diaphragms produced by the
process have a thickness of between 4 and 7 microns and
lack microtrenching.
BRIEF DESCRIPTION OF THE DRAWINGS
In order that the advantages of certain embodiments of the
invention will be readily understood, a more particular
description of the invention briefly described above will be
rendered by reference to specific embodiments that are
illustrated in the appended drawings. While it should be
understood that these drawings depict only typical embodi-
ments of the invention and are not therefore to be considered
to be limiting of its scope, the invention will be described
and explained with additional specificity and detail through
the use of the accompanying drawings, in which:
FIG. 1 is a flowchart illustrating a reactive ion etching
process for fabricating ultra-thin SiC diaphragms, according
to an embodiment of the present invention.
FIG. 2 is a side perspective view illustrating an RIE
processing chamber.
FIG. 3 illustrates an actual test image and a cross-section
of an etched diaphragm in semi-insulating SiC, according to
an embodiment of the present invention.
FIG. 4A is a graph illustrating etch-rate selectivity dem-
onstrated between SI-SiC and a highly doped n-type sub-
strate in SF, gas only with flow rates greater than 45
standard cubic centimeters per minute (sccm), according to
an embodiment of the present invention.
FIG. 4B is a graph illustrating etch-rate selectivity dem-
onstrated between SI-SiC and a highly doped n-type sub-
strate in argon gas only with flow rates greater than 100
sccm, according to an embodiment of the present invention.
FIG. 4C is a graph illustrating etch rate versus flow rate
for HBr only, according to an embodiment of the present
invention.
FIG. 4D is a graph illustrating etch rate versus flow rate
for HBr+Ar, according to an embodiment of the present
invention.
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FIG. 4E is a graph illustrating etch rate versus flow rate
for BC13 only, according to an embodiment of the present
invention.
FIG. 4F is a graph illustrating etch rate versus flow rate for
BC13+Clz+Ar, according to an embodiment of the present
invention.
FIG. 4G illustrates graphs showing etch rate versus flow
rate for the gases of FIGS. 4C-F together, according to an
embodiment of the present invention.
FIG. 5 illustrates a proof of concept of n-type single-
crystal 4H SiC piezoresistor cantilevers successfully
released from the 4H SiC semi-insulating substrate using
the DSRIE process, according to an embodiment of the
present invention.
FIG. 6A is a graph illustrating etch selectivity in two
n-type SiC samples having different nitrogen dopant con-
centrations, according to an embodiment of the present
invention.
FIG. 6B is a graph illustrating etch selectivity between
n-type and p-type 4H SIC substrates in SF, gas only,
according to an embodiment of the present invention.
FIG. 7 is a cross section illustrating a proposed 5µm thin
SiC diaphragm based on DSRIE, according to an embodi-
ment of the present invention.
FIG. 8 illustrates fabrication steps for fabricating thin
(less than 5µm) SiC diaphragms using DSRIE, according to
an embodiment of the present invention.
FIG. 9 illustrates etching of a component in the etching
process, according to an embodiment of the present inven-
tion.
FIG. 10A illustrates magnified images that show full
diaphragms, cut out diaphragms, and the wafer edge, accord-
ing to an embodiment of the present invention.
FIGS. 10B and 10C illustrate magnified images that show
microtrenching and diaphragm thicknesses, according to an
embodiment of the present invention.
FIG. 11 illustrates a process for producing ultra-thin SiC
diaphragms, according to an embodiment of the present
invention.
FIG. 12 illustrates magnified images showing diaphragms
with microtrenches eliminated, according to an embodiment
of the present invention.
FIG. 13 is a magnified image illustrating a top of a wafer
with pressure sensors, according to an embodiment of the
present invention.
FIG. 14 illustrates a flush mounted SiC dynamic sensor,
according to an embodiment of the present invention.
DETAILED DESCRIPTION OF THE
EMBODIMENTS
Some embodiments of the present invention pertain to a
process for fabricating relatively thin SiC diaphragms. The
process of some embodiments may produce diaphragms
thinner than 10 microns. These thinner, more sensitive
diaphragms may then be used to effectively resolve sub-psi
pressures.
A technology gap exists in the capability to directly and
accurately measure sub-psi dynamic pressures in combus-
tors for the purpose of improving experimental validation of
CFD codes at high temperature, and also to monitor the
onset of thermoacoustic instabilities. The state of the art
pressure sensors not produced by NASA Glenn Research
Center can operate reliably up to about 350° C., albeit with
water cooling jackets to ensure measurement reliability and
provide cooling. Even with cooling jackets, these SoA
sensors are still placed several inches to feet away from the
4
combustion chamber via an infinite loop tube. Such a
measurement strategy causes the attenuation of key fre-
quency components and a delay in pressure propagation
through the tube, affecting fidelity and the chance for real
5 time active control of combustion instabilities. In addition,
there is the tendency for the localized turbulence generated
by the cooling water within the cooling jacket to be incor-
rectly read by the sensors as true value, thereby providing
false readings.
to Robust and reliable sensors needed for direct (i.e., no
water cooling) measurement of sub-psi dynamics at more
than 500° C. are not currently available from vendors.
Commercially available dynamic pressure sensor that is
15 claimed to operate up to 780° C. is the MeggittTM CP-215
piezoelectric pressure sensor made from GaPO4 piezoelec-
tric crystal. This material does not exist naturally, and hence,
is synthesized.
NASA Glenn Research Center has developed 600° C. SiC
20 pressure sensor technology. However, current SiC fabrica-
tion technology cannot produce the ultra-thin diaphragms
(less than 10 µm) needed to achieve the high sensitivity to
resolve sub-psi pressure dynamics. To address this problem,
some embodiments, employ a Dopant Selective Reactive
25 Ion Etching (DSRIE) technique that results in ultra-thin
(e.g., less than 5 microns) SiC diaphragms to accurately
resolve sub-psi dynamics at temperatures in excess of 500°
C. The fabrication process for the realization of ultra-thin
diaphragms is a three-step reactive ion etching process in
30 some embodiments. This three-step process may include: (1)
reactive ion etching the exposed sections of the semi-
insulating substrate at a high etch rate; (2) removal of the
etch mask; and (3) using a DSRIE recipe to etch the
remainder of the semi-insulated material in the diaphragm.
35 Such a reactive ion etching process for fabricating ultra-
thin SiC diaphragms that includes the above-mentioned
three-step process is illustrated in flowchart 100 of FIG. 1.
The process beings with providing a SiC starting wafer at
105. The wafer may be cleaned for 10 minutes in acetone
4o and ten minutes in isopropyl alcohol (IPA) prior to use. The
starting wafer in some embodiments is a semi-insulated,
off-axis, single crystal 4H SiC wafer that is about 250
microns thick. On the silicon face of the wafer is a homoepi-
taxially grown n-type 4H SiC of between 2 and 4 microns
45 in thickness in some embodiments. The doping level of the
n-type epitaxial layer may be greater than 1 x1019 (1E19) per
cubic centimeter. An array of Wheatstone bridge piezore-
sistive patterns may be etched into the epitaxial layer at 110
by conventional reactive ion etching, deep enough to have
50 etched slightly into the underlying semi-insulated substrate.
This forms an etched n-type piezoresistor array that is
electrically isolated from the semi-insulated substrate.
Next, high resistivity polycrystalline SiC is blanket
deposited at 115 over the etched n-type piezoresistor array
55 such that the resistors are completely enveloped and sand-
wiched between the polycrystalline SiC and the semi-insu-
lating single crystal SiC. The wafer is then turned over to the
c-face of the semi-insulated substrate at 120 in preparation
for the fabrication of the ultra-thin diaphragm. Conventional
6o deposition and etching processes are applied at 125 to obtain
a patterned nickel contact mask on the semi-insulated sub-
strate. The nickel may be 230 nm thick and deposited in a
Cooke E-beam Evaporator, for example. Optical lithography
may be performed to pattern the nickel, and a wet etch may
65 be performed to etch the nickel. For instance, nickel etchant
may be applied for four minutes and acetone may be applied
for ten minutes to remove photoresists.
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The first step of the above-mentioned three-step reactive
etching process is reactive ion etching the exposed sections
of the semi-insulating substrate at a high etch rate at 130
using argon and sulfur hexafluoride to a depth of 100
microns. This is followed by the removal of the nickel etch 5
mask as the second step at 135. The nickel may be removed
by applying nickel etchant for four minutes, for example.
Etching of the c-face of the semi-insulated substrate con-
tinues, using the same above gases at the same etch rate for
another 100 microns depth. 10
At this stage, the semi-insulating material left in the
diaphragm is 50 microns. The third etch step is using a
DSRIE recipe, using only sulfur hexafluoride, or a mix of
boron trichloride and chlorine, to etch the remaining 50 15
microns of the semi-insulated material in the diaphragm at
140. There is etch selectivity between the semi-insulated
substrate and the n-type material. As a result, the etching will
slow down after 50 microns of etching because the n-type 20
epitaxial layer is now exposed. The thickness of the dia-
phragm is thus determined by the thickness of the polycrys-
talline silicon carbide. Next, a 1 micron thick silicon dioxide
layer is blanket deposited over the diaphragm side of the 
25
wafer at 145 to provide compliant mechanical stability to the
diaphragm. Subsequent processing of the wafer is by per-
forming a standard microfabrication process at 150 to realize
the pressure sensor.
DSRIE in SiC is a technique for the fabrication of 30
ultra-thin (-2 µm) planar and 3-D structures for application
in new and emerging sensor technologies. The micro dia-
phragms of SiC piezoresistive pressure sensors are conven-
tionally fabricated by a reactive ion etching (RIE) process. 35
A RIE processing chamber 200 is shown in FIG. 2. Halogen
based gas (i.e., SF,) is ionized to create F- ions and neutrals.
Neutrals react chemically with the target, producing low
etch rates. With argon added and ionized, Ar' physical
bombardment of the target increases surface area, which 40
leads to increased chemical reaction and higher etch rates.
Diaphragms as thin as 30 microns can be successfully
realized using this conventional process. In the attempt to
apply the conventional reactive ion etching (RIE) process to 45
create thin (10 µm) diaphragms from a thick semi-insulated
(SI)-SiC wafer, an accidental over-etch punctured holes
through sections of the diaphragms. See cross-section 310 of
FIG. 3. Surprisingly, sections of the thin (2 µm) highly
doped n-type SiC resistor residing directly on the over- 50
etched SI-SiC remained intact. See image 300 and cross-
section 310 of FIG. 3. This resulted in suspended n-type SiC
resistor elements while the remaining sections were still
attached on the surviving SI-SiC diaphragm. The phenom- 
55
enon was hypothesized to be an example of DSRIE in SiC.
Preliminary RIE results from experiments using a sulfur
hexafluoride (SF,) plasma showed the first evidence of
etch-rate selectivity between SI and highly doped n-type SiC
substrates, as seen in graph 400 of FIG. 4A, and separately 60
also in argon plasma, as seen in graph 410 of FIG. 4B.
Graphs 420-450 of FIGS. 4C-F show etch rate versus flow
rate for HBr only, HBr+Ar, BC13 only, and BC13+C12+Ar,
respectively. FIG. 4G shows etch rate versus flow rate for the
gases of FIGS. 4C-F together. A summary of etch rate 65
selectivity between SI and n-type 4H SiC is presented in
Table 1 below.
6
TABLE 1
SUMMARY OF ETCH RATE SELECTIVITY
Gases: Power (W) Flow Rate (seem) ER
SF6 400 60 1.03
HBr 100 10-20 —1
BCL3 100 15-20 1.33
BC13 + C12 + Ar 100 BC13 (15), C12 (5), 1.37
Ar (20)
These results provide the motivation to perform a full
factorial design of experiments to reproduce the experiments
and optimize the process for higher etch-rate selectivity.
The DSRIE proof of concept was demonstrated by apply-
ing it to release 200 µm long, 2µm thick, and 20 µm wide
n-type single-crystal SiC cantilevers from the semi insulat-
ing single-crystal substrate. This is shown in proof of
concept 500 of FIG. 5. On the basis of this proof of concept
of controlled application of dopant etch selectivity between
n-type and semi insulating SiC, the process can now be
extended to demonstrate its utilization in realizing sub-psi
SiC pressure sensors, for example.
The chemistry-physics of SiC-DSRIE were experimen-
tally investigated in terms of the relationship between dop-
ant concentration and reactivity in a fluorine-based (SF,)
plasma. From the preliminary results, it was observed that,
for the two n-type conductivities investigated, the etch rate
decreased with increasing dopant concentration, as shown in
graph 600 of FIG. 6A. Evidence of etch selectivity was also
observed between n-type and p-type SiC. In this case, highly
doped p-type SiC was found to have higher etch rates than
n-type conductivity of certain dopant concentration, as
shown graph 610 in FIG. 6B. The results shown in FIGS. 4A
and 4B indicate that n-type structures can be successfully
released from either p-type or SI substrates.
Two major objectives may be accomplished in parallel.
One objective is to leverage the knowledge discussed above
to fabricate and test sub-psi resolution (<1 psi) SiC pressure
sensors. At the same time, further improvement of the
understanding of the DSRIE mechanisms may be under-
taken through the investigation of various combinations of
doping levels and conductivities, with the goal to optimize
the etch selectivity.
RIE equipment may be used to perform DSRIE. See, for
example, RIE processing chamber 200 of FIG. 2. SiC
substrates of different doping levels and conductivities may
be masked and simultaneously etched under fixed etching
conditions per sample set. A focused ion beam may be used
to cross section the samples, after which field emission
scanning electron microscopy may be used to accurately
measure the etched trenches to extract etch rates. The role
and influences of SF, chlorine, and BC13 plasmas may be
analyzed in terms of optimal etch-rate selectivity, as well as
the effects of RIE power and bias voltage. Desorption and
adsorption chemistries may be understood in terms of the
optimum conditions needed to promote the highest dopant
selectivity.
One area where some embodiments may be particularly
beneficial is in research that may lead to lowering green-
house gas emissions by 50%, relative to 2005 baseline, and
improving fuel combustion efficiency by 2% per year to
2020 as part of the ICAO (International Civil Aviation
Organization) goals. It has been demonstrated that lean
combustion (i.e., lower fuel/air ratio) further reduces unde-
sirable emissions and increases combustion efficiency. How-
ever, lean burning increases the potential for thermoacoustic
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instability, which is a precursor to flame-out and possible
damage to critical engine components. This instability
should be detected and mitigated in its infancy (i.e., at
sub-psi levels) to ensure passenger safety. Existing combus-
tor instability prediction models have high uncertainty mar-
gins at high temperature. There is, therefore, a critical need
for very sensitive, highly reliable, and environmentally
robust pressure sensors for model validation and improve-
ment.
A DSRIE fabrication proof of concept demonstrated the
ability to fabricate freestanding n-type SiC cantilevers that
are as thin as 2µm (See FIG. 5). This fabrication technique
can thus be extended to realize ultra-thin SiC diaphragms
that are sensitive enough to accurately resolve sub-psi
dynamics. By leveraging the DSRIE process with the
advancement already made in extending pressure sensing to
600° C., it becomes feasible to realize very sensitive, highly
reliable, and environmentally robust pressure sensors criti-
cally needed for model validation and improvement. Based
on circular plate theory, maximum deflection (for deflections
much smaller than thickness) of a clamped circular plate is
expressed as:
3Pr' 2 tl)
w 
16Eh3 
(1 — v )
where w is the maximum deflection in meters, P is the
applied pressure in Pascals, r is the diaphragm radius in
meters, E is Young's Modulus in Pascals, h is the diaphragm
thickness in meters, and v is the Poisson ratio. Therefore, for
E-475 GPa for SiC, h=5 µm, r=1 mm, v-0.212, the pre-
dicted applied pressure for a 1µm diaphragm deflection is
—345 Pa (0.05 psi). The calculated maximum stresses on the
diaphragm are 6.27 MPa at the center and —10 MPa at the
clamped edge, which are both well below the fracture
strength of SiC. A cross section illustration of a proposed
SiC diaphragm 700 fabricated by DSRIE is shown in FIG.
7. The thickness of the diaphragm is determined by the
thickness of the epitaxial layer grown on the SI substrate.
In addition to further exploring the SF, gas, NF, and BC13
gases may also be investigated and used. Comparison of the
etch rate selectivity of the plasmas associated with these
gases as they apply to the doping concentrations and con-
ductivities may be investigated to selection thereof. Most of
this task may be performed with RIE equipment in a
microfabrication cleanroom. For this task, the anticipated
outcome is to compare the etch rate selectivity and optimize
the process that provides the highest applicable selectivity.
Since the DSRIE concept has been demonstrated above
and used to release 2µm thin cantilevers (see FIG. 3), the
process may be used to realize actual sub-psi SiC pressure
sensors. This would serve as further proof of the viability of
the concept for implementing next generation ultra-sensitive
pressure sensors in SiC. To that end, SiC wafers with the
appropriate epitaxial layer configurations may be procured
and used to batch fabricate the sensors, as described in
condensed form in steps 800, 810, 820 in FIG. 8, respec-
tively. After fabrication of the diaphragms, a Chemical
Vapor Deposition (CVD) process may be used to grow a thin
layer of polycrystalline SiC on the diaphragm, as shown in
step 830. The function of this layer is to provide locked-in
compressive stress to stiffen the diaphragm. Following fur-
ther traditional batch fabrication processes that includes
metallization (see step 840), selected good sensors diced
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from the wafers may be packaged, and the packaged sensors
may be tested in a sensor testing laboratory.
This process may apply the knowledge herein to optimize
and refine the process of fabricating a second generation of
5 sub-psi pressure sensors. In addition, other basic functional
structures for realizing devices, such as surface flow
anemometers, suspended SiC micro inductors, and micro-
heaters for on-chip chemical analysis, may be demonstrated.
The fabrication process steps may largely follow steps
10 800-840 in FIG. 8.
To create an ultra-thin diaphragm with BC13+C12+Ar
etching, the goal of the process is illustrated with respect to
component 900 in the steps of FIG. 9. Component 900
15 includes a 3µm 4H SiC n-type epilayer 910 and a 150 µm
4H SiC SI substrate 920. The process begins with a fast
etch rate (ER) recipe through most of SI substrate 920, then
switches to DSRIE to finish the diaphragms. In the process
of FIG. 9, 15 sccm BC13, 5 sccm C12, 20 sccm Ar, and 100
20 W of power are used.
The results of this process can be seen in magnified
images 1000, 1010, 1020 of FIGS. 10A-C. FIG. 10A shows
full diaphragms, cut out diaphragms, and the wafer edge.
FIGS. 10B and 10C show microtrenching and diaphragm
25 thicknesses. Microtrenching is perhaps best seen in the
location denoted by the circle in FIG. 10C. The observed
microtrenching and etch non-uniformity across the wafer
causes reduced yield. Etch condition improvements and
chamber optimization may increase yield.
30 FIG. 11 illustrates a process 1100 for producing ultra-thin
SiC diaphragms, according to an embodiment of the present
invention. The process begins with a starting wafer at 1100.
The starting wafer includes a 2µm highly doped n-type
4H SiC epitaxial layer and a 300 µm SI 4H SiC sub-
35 strate. Next, piezoresistor fabrication is performed at 1110,
which defines, patterns, and dry etches the piezoresistors.
A CVD process is used to grow a high resistivity poly-
crystalline CVD SiC at 1120. The resistivity may be, for
example, at least 1x105 ohms-cm in some embodiments.
4o However, any suitable resistivity may be used without
deviating from the scope of the invention. This layer may be
slightly thicker than 2µm, but may be any suitable thickness
without deviating from the scope of the invention. A nickel
mask is electroplated onto the bottom of the SI 4H SiC
45 substrate at 1130, but leaves an uncovered portion in the
middle.
Diaphragm formation begins with fast RIE at 1140, which
etches away a majority of the uncovered SI 4H SiC
substrate. The nickel is stripped, and the process switches to
5o DSRIE at 1150 to complete formation of the diaphragm.
Piezoresistor oxide passivation and contacts are formed via
etching at 1160. The layer at the bottom in step 1160 forms
as a result of the passivation. Contact metallization is
performed on the piezoresistor side and this is patterned and
55 etched at 1170. As can be seen, the bottom layer from step
1160 disappears in step 1170 due to the etching to form the
contact vias.
FIG. 12 illustrates magnified images 1200 showing dia-
phragms with microtrenches eliminated, according to an
60 embodiment of the present invention. As can be seen in the
locations denoted by circles in FIG. 12, microtrenches are
gone, although the diaphragm thickness grew to between 4-7
µm. This can be compared with the microtrenching seen in
FIG. 10C.
65 FIG. 13 is a magnified image illustrating a top of a wafer
1300 with pressure sensors 1310, according to an embodi-
ment of the present invention. Each pressure sensor 1310
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includes four vias 1312 and piezoresistors 1314. The outline
of a diaphragm 1316 is also shown, which is not visible from
the top of wafer 1300.
FIG. 14 illustrates a flush mounted SiC dynamic sensor
1400, according to an embodiment of the present invention.
Flush mounted SiC dynamic sensor 1400 includes a sensor
1410, an engine inner liner 1420, and an engine housing
1430. Wires 1440 from sensor 1410 to external circuitry (not
shown) are also provided.
It will be readily understood that the components of
various embodiments of the present invention, as generally
described and illustrated in the figures herein, may be
arranged and designed in a wide variety of different con-
figurations. Thus, the detailed description of the embodi-
ments, as represented in the attached figures, is not intended
to limit the scope of the invention as claimed, but is merely
representative of selected embodiments of the invention.
The features, structures, or characteristics of the invention
described throughout this specification may be combined in
any suitable manner in one or more embodiments. For
example, reference throughout this specification to "certain
embodiments," "some embodiments," or similar language
means that a particular feature, structure, or characteristic
described in connection with the embodiment is included in
at least one embodiment of the present invention. Thus,
appearances of the phrases "in certain embodiments," "in
some embodiment," "in other embodiments," or similar
language throughout this specification do not necessarily all
refer to the same group of embodiments and the described
features, structures, or characteristics may be combined in
any suitable manner in one or more embodiments.
It should be noted that reference throughout this specifi-
cation to features, advantages, or similar language does not
imply that all of the features and advantages that may be
realized with the present invention should be or are in any
single embodiment of the invention. Rather, language refer-
ring to the features and advantages is understood to mean
that a specific feature, advantage, or characteristic described
in connection with an embodiment is included in at least one
embodiment of the present invention. Thus, discussion of
the features and advantages, and similar language, through-
out this specification may, but do not necessarily, refer to the
same embodiment.
Furthermore, the described features, advantages, and
characteristics of the invention may be combined in any
suitable manner in one or more embodiments. One skilled in
the relevant art will recognize that the invention can be
practiced without one or more of the specific features or
advantages of a particular embodiment. In other instances,
additional features and advantages may be recognized in
certain embodiments that may not be present in all embodi-
ments of the invention.
One having ordinary skill in the art will readily under-
stand that the invention as discussed above may be practiced
with steps in a different order, and/or with hardware ele-
ments in configurations which are different than those which
are disclosed. Therefore, although the invention has been
described based upon these preferred embodiments, it would
be apparent to those of skill in the art that certain modifi-
cations, variations, and alternative constructions would be
apparent, while remaining within the spirit and scope of the
invention. In order to determine the metes and bounds of the
invention, therefore, reference should be made to the
appended claims.
The invention claimed is:
1. A process of making ultra-thin silicon carbide (SiC)
diaphragms, comprising:
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providing a wafer comprising a highly doped n-type
4H SiC epitaxial layer and a semi-insulating (SI)
4H SiC substrate layer;
fabricating piezoresistors on the epitaxial layer;
5 performing a Chemical Vapor Deposition (CVD) pro-
cess to grow a high resistivity polycrystalline CVD
SiC on the piezoresistors;
electroplating a nickel mask onto a bottom of the SI
4H SiC layer, but leaving exposed sections that are
l0 
not covered with nickel; and
forming diaphragms by performing Reactive Ion Etch-
ing (RIE) on the exposed sections of the SI 4H SiC
substrate, followed by performing Dopant Selective
15 Reactive Ion Etching (DSRIE) at a lower etch rate
than the RIE.
2. The process of claim 1, wherein the diaphragms pro-
duced by the process have a thickness of between 2 and 7
microns.
20 3. The process of claim 1, wherein the DSRIE is per-
formed using one of sulfur hexafluoride (SF,), hydrogen
bromide (HBr), HBr+Ar, BC131 or BC13+C12+Ar.
4. The process of claim 1, wherein the DSRIE is per-
formed using BC13+C12+Ar with flow rates of 15 sccm for
25 BC13, 5 sccm for C12, and 20 sccm for Ar.
5. The process of claim 1, further comprising:
forming a pressure sensor comprising the diaphragm,
wherein the pressure sensor has a sensitivity in a
sub-psi range.
30 6. The process of claim 1, wherein the diaphragms pro-
duced by the process have a thickness of between 4 and 7
microns and lack microtrenching.
7. A process of forming ultra-thin silicon carbide (SiC)
diaphragms, comprising:
35 performing Reactive Ion Etching (RIE) on exposed sec-
tions of a non-dopant semi-insulating (SI) substrate of
a wafer at a higher etch rate than achieved by means of
Dopant Selective Reactive Ion Etching (DSRIE) due to
dopant reactive gases that can be used during the
40 process; and
performing DSRIE to preferentially etch a pre-deter-
mined remainder of the SI substrate, producing one
or more diaphragms, wherein
the one or more diaphragms produced by the process
45 have a thickness of between 4 and 7 microns and lack
microtrenching.
8. The process of claim 7, wherein the DSRIE is per-
formed using one of sulfur hexafluoride (SF,), hydrogen
bromide (HBr), HBr+Ar, BC131 or BC13+C12+Ar.
50 9. The process of claim 7, wherein the DSRIE is per-
formed using BC13+C12+Ar with flow rates of 15 sccm for
BC13, 5 sccm for C12, and 20 sccm for Ar.
10. A process comprising:
providing a Silicon Carbide (SiC), semi-insulated wafer;
55 growing an n-type epitaxial layer between 2-5 microns
thick on a first side of the wafer;
cleaning the wafer sequentially with acetone and iso-
propyl alcohol;
sequentially depositing a layer of Titanium (Ti) and
60 Nickel (Ni) on the second side of the wafer;
applying photoresist to a portion of the Nickel (Ni);
placing a glass diaphragm mask on top of a portion of
the photoresist
exposing the mask to ultra-violet (UV) light;
65 removing the mask;
developing the photoresist under the ultra-violet (UV)
light to expose the Nickel (Ni);
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electroplating the Nickel (Ni);
bombarding the second surface of the wafer with Argon
(Ar) and Sulfur Hexafluoride (SF,) until reaching the
n-type layer;
immersing the etched wafer in Hydrochloric Acid
(HCl) and Nitric Acid (HNO3) to dissolve the Nickel
(Ni); so as to yield a diaphragm.
11. The process of claim 10, wherein the DSRIE is
performed using one of sulfur hexafluoride (SF,), hydrogen
bromide (HBr), HBr+Ar, BC13, or BC13+Clz+Ar.
12. The process of claim 10, further comprising:
removing a nickel etch mask from the SI substrate by
applying nickel etchant.
13. The process of claim 10, wherein the SI substrate of
the wafer comprises a SI, off-axis, single crystal 4H SiC
layer.
14. The process of claim 13, wherein the wafer further
comprises an n-type 4H SiC epitaxial layer of between 2
and 4 microns on a silicon face of the wafer.
15. The process of claim 14, further comprising:
etching an array of Wheatstone bridge piezoresistive
patterns into the epitaxial layer deep enough to have
12
etched into the underlying SI substrate, forming an
etched n-type piezoresistor array.
16. The process of claim 15, further comprising:
blanket depositing polycrystalline silicon carbide (SiC)
5 over the etched n-type piezoresistor array such that the
piezoresistors are completely enveloped and sand-
wiched between the polycrystalline SiC and the single
crystal SI 4H SiC layer.
17. The process of claim 16, further comprising:
10 
blanket depositing a silicon dioxide layer over a dia-
phragm side of the wafer to provide compliant
mechanical stability to the one or more diaphragms.
18. The process of claim 10, further comprising:
forming a pressure sensor comprising at least one of the
one or more diaphragms, wherein the pressure sensoris has a sensitivity in a sub-psi range.
19. The process of claim 10, wherein the one or more
diaphragms produced by the process have a thickness of
between 4 and 7 microns and lack microtrenching.
20. The process of claim 10, wherein the DSRIE is
~~ performed using BC13+Cl2+Ar with flow rates of 15 sccm
for BC13, 5 sccm for Clz, and 20 sccm for Ar.
